Next: Supported Constructs Up: verilog2vhdl Verilog to Previous: Product Description

The V2V Advantage

Topdown design has become the preferred methodology for ASIC designers. Reuse of Verilog designs in a Verilog-VHDL design environment is made possible by using verilog2vhdl.

verilog2vhdl is particularly valuable to designers who, for contractual reasons, need to supply documentation in VHDL. Here verilog2vhdl can translate the original Verilog code to VHDL without losing or changing its functionality!

In general, verilog2vhdl will improve the productivity of designers who need to make a transition from Verilog to VHDL.