Next: Process Statements Up: Supported Constructs Previous: Generics

Component Instantiations

VHDL and Verilog are hierarchical languages and allow embedding of modules. Methods of component instantiation are equivalent in both languages.