Next: Generics Up: Supported Constructs Previous: Entities and Architectures

Signals, Variables and Constants

VHDL has three classes of data objects: SIGNAL, VARIABLE and CONSTANT. All three classes are mapped to Verilog REGISTERS and NETS.