Next: SignalsVariables and Up: Supported Constructs Previous: Supported Constructs

Entities and Architectures

VHDL2verilog translates VHDL ENTITY and ARCHITECTURE declarations to an equivalent Verilog MODULE description.