Next: Entities and Architectures
Up: VHDL2verilog Previous:
The V2V Advantage
Supported Constructs
- Entities and Architectures
- Signals, Variables and Constants
- Generics
- Component Instantiations
- Process Statements
- Concurrent Signal Assignments
- Sequential Statements