Next: A translation Example Up: Supported Constructs Previous: Concurrent Signal Assignments

Sequential Statements

VHDL2verilog provides limited support for SIGNAL ASSIGNMENTS, WAIT, IF, CASE, FOR and WHILE STATEMENTS.